36行Verilog写了个电脑:-)
2021/12/25 6:07:34
本文主要是介绍36行Verilog写了个电脑:-),对大家解决编程问题具有一定的参考价值,需要的程序猿们随着小编来一起学习吧!
module cpu(input[31:0] clk, input[55:0] rom); reg[7:0] inst; // instruction reg[1:0] op; // op code reg ri; // register index reg[4:0] immd; // immediate number reg[4:0] rf[2]; // register file wire s; // add caused <0? reg[4:0] pc; // program counter always @(clk) begin $monitor("%b %b %b %b", inst, rf[0], rf[1], s); pc = clk ? pc : 0; inst = rom >> (48 - pc * 8); op = inst[7:6]; ri = inst[5]; immd = inst[4:0]; if (op == 'b00) begin rf[ri] = immd; pc++; end else if (op == 'b01) begin rf[ri] += immd; pc++; end else if (op == 'b10) pc += s ? immd : 1; else if (op == 'b11) begin if (!immd) $finish(); pc += immd; end end assign s = (rf[0][4] | rf[1][4]); endmodule // How to pass array structure between two verilog modules? // https://stackoverflow.com/questions/16369698/how-to-pass-array-structure-between-two-verilog-modules // This is not possible in Verilog. (See sec. 12.3.3, Syntax 12-4 of the Verilog 2005 standard document, IEEE Std. 1364-2005.) module suanpan; reg[55:0] rom[1]; integer clk; initial begin $readmemb("rom.txt", rom); $display("rom.txt: %b", rom[0]); for(clk = 0; clk < 100; clk++) #1; end cpu cpu(clk, rom[0]); endmodule
俺会写触发器: https://www.cnblogs.com/funwithwords/p/15728493.html
这篇关于36行Verilog写了个电脑:-)的文章就介绍到这儿,希望我们推荐的文章对大家有所帮助,也希望大家多多支持为之网!
- 2024-05-13TiDB + ES:转转业财系统亿级数据存储优化实践
- 2024-05-09“2024鸿蒙零基础快速实战-仿抖音App开发(ArkTS版)”实战课程已上线
- 2024-05-09聊聊如何通过arthas-tunnel-server来远程管理所有需要arthas监控的应用
- 2024-05-09log4j2这么配就对了
- 2024-05-09nginx修改Content-Type
- 2024-05-09Redis多数据源,看这篇就够了
- 2024-05-09Google Chrome驱动程序 124.0.6367.62(正式版本)去哪下载?
- 2024-05-09有没有大佬知道这种数据应该怎么抓取呀?
- 2024-05-09这种运行结果里的10.100000001,怎么能最快改成10.1?
- 2024-05-09企业src漏洞挖掘-有意思的命令执行